Abstract-A low power 16-bit RISC is proposed for body sensor network system. The proposed IPEEP scheme provides zero overhead for the wakeup operation. The lossless compression accelerator is embedded in the RISC to support the low energy data compression. The accelerator consists of 16x16-bit storage array which has vertical and horizontal access path. By using the accelerator the energy consumption of the lossless compression operation is reduced by 93.8%. The RISC is implemented by 1-poly 6-metal 0.18um CMOS technology with 16k gates. It operates at 4MHz and consumes 24.2uW at 0.6V supply voltage.
INTRODUCTION
Recently, in according with the interests about the healthcare increase, people desire to check their vital signal or health condition at anytime and anywhere. To solve this request, the wireless sensor network (WSN) system has been studied to apply for the body, which called body sensor network (BSN) system [1] . The BSN offers health condition monitoring, vital signal collecting, collected data analysis and diagnostics. To provide these various operations BSN should consists of lots of sensors, the data processing unit and the efficient network system, and various BSN systems have been proposed [1] - [6] .
BSN system requires the ultra low energy operation for stable long time operation and the small footprint for wearability. To achieve these requirements, the size of hardware components such as the power source, processing block, and data storing memory have to be small. They also have limited power supply, bandwidth for communication, processing speed, and memory space. Various researches have been conducted so far focuses on how to achieve the maximum utilization of limited source. The data compression is one of the most effective methods [7] . Since the transmitting power consumption is much more than the data processing power, minimizing data size before transmitting can reduce total system power consumption. Moreover, the low power hardware design and the efficient algorithms are also important for limited resource operation. This paper presents a low power RISC with two proposed schemes for low energy BSN system. The first one is a zero overhead wakeup scheme and the other is the efficient compression algorithms for bio signals. We [1] . The base station contains the schedule director (SD), 16-bit general purposed RISC, 3 kinds of the memory and the radio block shown in figure 1 . The SD manages the sending/receiving the packets to/from the maximum 254 sensor nodes and wakes up the RISC when complex jobs are requested [1] . The radio block is for wireless communication with the distributed sensor nodes [8] . The RISC is general purpose processor which executes the system initialization, the data compression/ decompression operation or user program. The code memory (CM) stores the system initialization and user programs, the temporary memory (TM) stores the raw data from the sensor nodes and the data memory (DM) stores the processed/ compressed data. If the data comes from the sensor nodes, SD receives the data from radio block stores the raw data to TM and wakes up the RISC. The RISC executes the compression program, then the stores the compressed data to DM. The RISC is designed based on a basic 3-stage pipeline of Harvard architecture which is optimal selection for low power operation [3] . The figure 2 shows the pipeline flow diagram of the proposed 16-bit RISC. The first stage fetches the instruction from code memory, and the second stage decodes the fetched instruction. The last stage executes ALU operations, memory access, and write-back to the register file. Since the both operations of read and write the register file occurs in the same stage, the data hazard is eliminated. The branch is performed with a 2-cycle penalty.
The RISC is event-driven computation with sleep and wakeup mode. When the wakeup signal is accessed, the PCGen block in the fetch stage generates the suitable PC value. The detailed algorithm will be described in section III. The RISC has 2 kinds of register files which are the 16 general register files and the compression accelerator for the proposed lossless compression algorithm described in section IV. The bitwise XOR block is also implemented for the proposed compression operation.
The processor implements 16-bit Instruction Set Architecture (ISA). The RISC has 30 instructions, and some special instructions are proposed for the sleep mode and the compression algorithm. EXTERNAL PROGRAM COUNTER (IPEEP) The RISC sleeps in ordinary times by clock gating until the events occur. The two start modes exist in the proposed IPEEP scheme -reset mode and wakeup mode. The figure 3 shows the proposed IPEEP scheme. The reset mode performed by reset signal begins zero address for system initialization or boot-up operation. The wakeup mode is performed when external events occur. If the event occurs, the SD sends an active clock with wakeup signal and external PC value. Then the RISC wakes up to operate from specified PC value. With IPEEP scheme the RISC doesn't need ISR (Interrupt Service Routine), so that it reduces the wakeup operation time and power consumption. After beginning of both starting mode, RISC operates in normal mode by internal generated PC value. The each program has sleep instructions at the end of the block. After all the arranged program codes are processed, the RISC sends a sleep command to SD. When receiving the sleep command, the SD gates the RISC clock and the RISC returns to its sleep mode.
IV. PROPOSED LosSLESs COMPRESSION ALGORITHM The sensor nodes gather the bio signal data, process the collected data, and transfer the processed data to base station. Since processing power consumption is much less than wireless transmitting power, so it is necessary to minimize data size before transmitting due to reduce system total power consumption. Therefore, it is necessary to employ a data compression algorithm for body sensor network system. There are some limitations to apply the compression algorithm for BSN system. First, since the sensor node currently has limited resources such as battery energy, CPU performance and the memory capacity, the algorithm size must be as small as possible. The second one is the operating frequency. Usually the processor of sensor node operates only under 4MHz, therefore it is necessary to design a low complexity algorithm which is enough to operate at low frequency. The proposed compression algorithm is target to small code size ant low energy operation. The hardwired accelerator and the special instructions are designed to reduce the operating cycles and the code size.
The proposed compression algorithm has three features. First, the proposed algorithm offers the lossless compression. The loss compression algorithm is efficient to minimize data size, but all loss algorithms have some degree of quantization error, resulting in a possible loss of diagnostic inform Thus, the lossless compression algorithm is studi( preserve all the information of original data. Seconc proposed algorithm is optimized to continuous signal because most of bio signals consist of continuous value last one is various precision coding. The each kind of s data has various precision. The leading zeros of data ) length is under 16-bit are redundant. The proposed algc reduces these leading zeros simply so that it is suitab the all kinds of various precision data compression.
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A. Lossless Compression Algorithm
The figure 4 shows the block diagram of proposed compression algorithm and the figure 5 shows a coding example. The detail explanation of algorithm is following.
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Stepi. Load the first row data (dO) from TM, and store the which data to DM. The dO data is the first header data (hO). )rithm
Step2. Move Step9. Repeat stepl-step8 until TM is empty.
B. Lossless Data Compression Accelerator
The data compression accelerator is embedded in the RISC to support the low energy data compression/ decompression operation and it consists of 16x16 storage array shown in figure 6 . Its vertical and horizontal accessibility reduces the required execution cycle to 9500 compared with conventional RISC operation. The interface of accelerator is same as the register file, so all data transition takes 1 cycle by new instruction for accelerator. In addition, it can be used as a general purpose registers when the compression program is not executed. The proposed algorithm compresses the 1 block data (16x16-bit) into 2 headers and the compressed data and it takes up to 114-cycle. It is recalculated to 1.425-instructions/bit. Figure 7 shows comparison result of the number of instruction required by removing a single bit. By using the proposed algorithm, the performance is improved by maximum 83 times compare to other conventional algorithms [7] . With the proposed architecture, the RISC is implemented into a chip by using 1-poly 6-metal 0.18um CMOS technology. A chip photograph is shown in figure 8 . The RISC size is 400um x 1000um with compression accelerator. The memory size of code memory, data memory and temporary memory is 128kb, 512kb and 128kb, respectively. The RISC operates maximum frequency of 200MHz with 1.8V and 22MHz with 0.6V. The RISC generally operates at 4MHz with 0.6V supply voltage for low energy and reliable operation. The power consumption is 24.2uW with 4MHz at 0.6V supply voltage.
The ECG records data from the MIT/BIH [9] are used to verify the proposed compression algorithm. The sampling rate and the resolution are 360 samples/s and 12 bits, respectively. The figure 9(a) shows the ECG record waveform and the figure 9(b) shows the simulation result of compression operation. The data memory write enable signal goes high if the column data are not zero. The compression rate is good if the number of enable signal is small. The compression rate is 25% and 56.3% at steep and slow slop, respectively. The better compression rate is obtained with stable signals. The average compression rate is 38.7% for 10 sec amount data. It consumes only 641us and 0.69nJ for compression ECG data of 1 sec amount with 4MHz operation frequency. Table-I shows that the energy consumption of the accelerator is much smaller than that of the conventional low-power processors [4] , [5] , [6] when 16x16bit data compression is executed. The proposed compression algorithm can operate sufficiently real time lossless compress/decompress with ultra low energy. .S10, VI. CONCLUSTION A 16-bit RISC of base station is proposed for body sensor network system. The RISC is designed based on a basic 3-stage pipeline of Harvard architecture and two major schemes for low energy operation. The IPEEP scheme provides zero overhead at the wakeup operation. The lossless compression accelerator is embedded for low energy data compression. By using accelerator which consists of 16x16-bit storage array with vertical and horizontal access path, the energy consumption of the lossless compression operation is reduced by 83 times. The RISC is implemented by 1 -poly 6-metal 0.18um CMOS technology with 16k gates. It operates at 4MHz and consumes 24.2uW at 0.6V supply voltage. The evaluation results clearly indicate the proposed RISC is suitable for the body sensor network system. 
